

FULLY SCALABLE COMPUTER ARCHITECTURE

ABSTRACT OF THE DISCLOSURE

A scalable computer architecture capable of performing fully scalable simulations
5 includes a plurality of processing elements (PEs) and a plurality of interconnections
between the PEs. In this regard, the interconnections can interconnect each processing
element to each neighboring processing element located adjacent the respective
processing element, and further interconnect at least one processing element to at least
one other processing element located remote from the respective at least one processing
10 element. For example, the interconnections can interconnect the plurality of processing
elements according to a fractal-type method or a quenched random method. Further, the
plurality of interconnections can include at least one interconnection at each length scale
of the plurality of processing elements.

15